Analysis of SIMD Applicability to SHA Algorithms

نویسنده

  • O. Aciicmez
چکیده

It is possible to increase the speed and throughput of an algorithm using parallelization techniques. Single-Instruction Multiple-Data (SIMD) is a parallel computation model, which has already employed by most of the current processor families. In this paper we will analyze four SHA algorithms and determine possible performance gains that can be achieved using SIMD parallelism. We will point out the appropriate parts of each algorithm, where SIMD instructions can be used.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A j-lanes tree hashing mode and j-lanes SHA-256

j-lanes hashing is a tree mode that splits an input message to j slices, computes j independent digests of each slice, and outputs the hash value of their concatenation. We demonstrate the performance advantage of j-lanes hashing on SIMD architectures, by coding a 4-lanes-SHA-256 implementation and measuring its performance on the latest 3 Generation Intel Core. For message ranging 2KB to 132KB...

متن کامل

BLAKE and 256-bit advanced vector extensions

Intel recently documented its AVX2 instruction set extension that introduces support for 256-bit wide single-instruction multiple-data (SIMD) integer arithmetic over double (32-bit) and quad (64-bit) words. This will enable Intel’s future processors—starting with the Haswell architecture, to be released in 2013—to fully support 4-way SIMD com­ putation of 64-bit ARX algorithms (32-bit is alread...

متن کامل

Implementing BLAKE with AVX, AVX2, and XOP

In 2013 Intel will release the AVX2 instructions, which introduce 256-bit singleinstruction multiple-data (SIMD) integer arithmetic. This will enable desktop and server processors from this vendor to support 4-way SIMD computation of 64-bit add-rotate-xor algorithms, as well as 8-way 32-bit SIMD computations. AVX2 also includes interesting instructions for cryptographic functions, like any-to-a...

متن کامل

Dear NIST , all , In round 1 technical evaluation , NIST intends to perform an efficiency analysis on Intel

We would like to explain why AES instructions should be considered: Based on our observation that Intel CPU performance figures of several SHA-3 candidates are due to the use of instructions in SSE, we think that new version of SSE which employs AES instructions should be considered as the same way as the current version of it. We expect that Intel CPUs with AES instructions will be widely used...

متن کامل

Light-Weight Instruction Set Extensions for Bit-Sliced Cryptography

Bit-slicing is a non-conventional implementation technique for cryptographic software where an n-bit processor is considered as a collection of n 1-bit execution units operating in SIMD mode. Particularly when implementing symmetric ciphers, the bit-slicing approach has several advantages over more conventional alternatives: it often allows one to reduce memory footprint by eliminating large lo...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003